FPGA Implementation AES for CCM Mode Encryption Using Xilinx Spartan-II
نویسندگان
چکیده
This paper discusses a possible FPGA implementation of the AES algorithm specifically for the use in CCM Mode Encryption. CCM Mode encryption is a proposed standard to be used and the security backbone behind the new IEEE Std. 802.11i. CCM currently spends most the computation power performing the AES algorithm. This paper investigate the possibility of creating an off-chip AES system for CCM so that the process can be speed up. The implementation was done on Xilinx Spartan IIE, running on 50MHz platform.
منابع مشابه
Very Compact FPGA Implementation of the AES Algorithm
In this paper a compact FPGA architecture for the AES algorithm with 128-bit key targeted for low-cost embedded applications is presented. Encryption, decryption and key schedule are all implemented using small resources of only 222 Slices and 3 Block RAMs. This implementation easily fits in a low-cost Xilinx Spartan II XC2S30 FPGA. This implementation can encrypt and decrypt data streams of 15...
متن کاملDifferential Power Analysis: A Serious Threat to FPGA Security
Differential Power Analysis (DPA) implies measuring the supply current of a cipher-circuit in an attempt to uncover part of a cipher key. Cryptographic security gets compromised if the current waveforms obtained correlate with those from a hypothetical power model of the circuit. As FPGAs are becoming integral parts of embedded systems and increasingly popular for cryptographic applications and...
متن کاملAES on FPGA from the Fastest to the Smallest
Two new FPGA designs for the Advanced Encryption Standard (AES) are presented. The first is believed to be the fastest, achieving 25 Gbps throughput using a Xilinx Spartan-III (XC3S2000) device. The second is believed to be the smallest and fits into a Xilinx Spartan-II (XC2S15) device, only requiring two block memories and 124 slices to achieve a throughput of 2.2 Mbps. These designs show the ...
متن کاملPerformance Evaluation of AES using Hardware and Software Codesign
Implementation of Advanced Encryption Standard (AES) algorithm is more intensive discussion from its starting publication especially in terms of performance. However the studies of implementation of AES using hardware or software, the performance and cost are high to low respectively. The propose method is implemented using hardware and software Co design. This paper presents AES implementation...
متن کاملRealization of Advanced Encryption Standard for Power and Area optimization
An AES algorithm can be implemented in software or hardware but hardware implementation is more suitable for high speed applications.AES is most secure security algorithm to maintain safety and reliability of date transmission for this key size is important. And here used AES-256 bit.The main goal of paper is AES hardware implementation to achieve less area and low power consumptions also to ac...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003